Abslrocf ~ The design of a sigma-delta modulator is presented in this paper. Third order mash shucture is chosen and implemented. Top-down methodology is used and described. Design fulfills imposed requirements which is verified with postlayout transistor level simulation results.
I. INTRODUCTION
The use of oversampling sigma-delta modulators in the integration of high-resolution analog-to-digital converters has shown promise for overcoming the analog component limitations inherent in modem VLSI technologies. Sigma-delta modulators employ coarse quantization enclosed in one or more feedback loops. By sampling at a frequency that is much greater than the signal bandwidth, it is possible for the feedback loops to shape the quantization noise so that most of the noise power is shifted out of the signal band. The out of band noise can then he attenuated with a digital filter. The degree to which the quantization noise can he attenuated depends on the order of the noise shaping and the oversampling ratio.
As a part of wider project sigma-delta modulator was designed. It represents an AID part of a power meter IC. 
MODULATOR DESIGN
The 2-1 architecture is implemented by combining three summing integrators with two comparators and two I-b DIA converters, as shown in Fig. 1 The remaining building blocks in the analog portion of the modulator are comparators and I-b DIA converters. The comparator circuits acts as a 1-b AID converters that map their inputs into one of two digital output codes. The two digital output codes are then mapped back into analog levels by the DIA converters. If the two output codes of the comparators are defined as *1/2, then the DIA converters, neglecting DIA errors, can he represented simply by gain block. 
The integrators' gains used in this design are summarized in Table I [3]   TABLE I INTEGRATOR GAIN VALUES
THE INTEGRATOR ARCHITECTURE
Switched-capacitor integrators are used in this design. Two main sources of noise in switched-capacitor integrator are: thermal noise from the amplifier and equivalent kT/C noise resulting from the integrator switches, and flicker noise from the amplifier. The thermal noise is limited by using sufficiently large capacitors to restrict the noise bandwidth. Minimum value used for capacitors in first integrator is 5 pF (en,,) . The flicker noise is attenuated using the correlated double sampling topology shown in Fig. 2 [4].
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Fig. 2. Correlated double sampling integrator
In the double sampling integrator, a nonoverlapping two-phase clock is used. Switches cI and cIA conduct during first clock phase, and switches c2 and c2A conduct during the second clock phase. Switches CIA and c2A are opened slightly ahead of switches c, and c2 respectively to reduce signal-dependant charge injection onto sampling capacitors CS [5] . During the first phase, the input V , is sampled across Cs and amplifier offset is sampled on e , , , .
In the second clock phase a charge proportional to the input voltage VI minus feedback voltage V,?, is transferred from C, and to C , , while dc offset and flicker noise of the amplifier are cancelled by the voltage stored on For proper operation, Ccus must be much larger then input capacitance of the amplifier. In this design CCDS is chosen to be 5 pF.
IV. BEHAVIORAL SIMULATION
The analog circuit block cannot precisely perform their ideal function, so most of modulator nonidealities must be taken into account. Such are sampling jitter, kT/C noise, and operational amplifier parameters (white noise, finite dc gain, finite bandwidth, slew rate and saturation voltages). Only the first integrator needs IO be simulated with nonidealities, since their effects are not attenuated by noise shaping. For architecture implementation in Fig. 1 a simulation in Matlab Simulink environment was performed. Ideal modulator output spectrum for a 50 H2 125mV sinusoidal input signal is shown in Fig. 3 . Simulink model used to simulate nonidealities is shown in Fig. 4 [6] . Table I1 gives modulator parameters and values used in simulation. Only white noise is modeled nonidealities is shown in Fig. 5 . considered, while flicker noise and dc offset are neglected, because first integrator has correlated double sampling. Output spectrum for the same signal of the modulator with * . The sigma-delta modulator depicted in Fig. 1 was designed for fabrication in 0.35-pm CMOS technology.
The operational amplifier used in integrators is the most critical element of the modulator. Behavioral simulation with nonidealities indicates that a slew rate of 4 V/ps, bandwidth of 2.5 MHz is sufficient to meet performance objectives. Since the comparator can be designed to be quite fast, the settling speed of the integrator ultimately limits the achievable sampling rate of the modulator, even if complete settling is not required. The need for high speed, coupled with a relatively modest gain requirement of 60 dB to suppress harmonic distortion, encouraged the use of a single-stage amplifier [7] .
-"I. In this paper, a 2-1 cascaded sigma-delta modulator design has been described. Transistor level simulation results show that the designed circuit fulfills the imposed requirements. Modulator is designed using Cadence Design System and AMI Semiconductors CMOS 0.35 pm (C035-2P5M-AS) technology. Currently chip is in fabrication phase. Fig. 9 . Layout of the modulator
